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ABSTRACT
A new generation of PowerPC VMEbus front-end com-
puters is being introduced in the CERN accelerators and
services control system infrastructure.
This new technology is aimed at replacing existing PC
based front-end computers and at oering a high perfor-
mance microprocessor platform for present and future en-
gineering developments for the LHC era.
This paper describes the re-engineering strategy and the
core architecture of the new systems.
Special peformance issues are also addressed in this paper.
I. INTRODUCTION
In 1994, the CERN controls group, responsible for the con-
trols infrastructure of the two largest particle accelerators
at CERN - SPS and LEP - decided to re-engineer about
140 PC Xenix based front-end computers.
The desire to simplify the software maintenance eort by
reducing the number of operating systems and the need
for a powerful VMEbus microprocessor platform were the
major motivations of this project.
A market survey [1] showed that the PowerPC micropro-
cessor was the best technological investment for the future
CERN VMEbus developments.
LynxOS was selected as the target operating system.
Its kernel allows drivers to be dynamically installed and
uninstalled while the system is running.
Most interrupt processing is delegated to system threads
to insure prompt handling of device interrupts and consis-
tent scheduling of activities according to their priority.
In October 1994, a technical specication [2] based on
the PowerPC microprocessor technology associated with
LynxOS and the VMEbus was elaborated.
The project engineering activities started in 1995 and the
nal transfer in operation of the new systems is planned
for December 1996.
This project also oers support to many other CERN
engineering activities based on the PowerPC technology
[3][4][5].
II. THE SPS AND LEP CONTROL
SYSTEM ARCHITECTURE
As shown in Fig.1, the architecture of the SPS and LEP
control system [6] is modeled on three layers : the Con-
trol Room Layer (CRL), the Front End Computing Layer
(FEL), and the Equipment Control Layer (ECL).
A - THE CONTROL ROOM LAYER
The Control Room Layer is composed of modern UNIX
workstations, servers and X-Terminals. Human Computer
Interfaces (HCI) are developed using an X-Window and
OSF/Motif User Interface Management System. Several
other UNIX servers are used for le storage, for public
displays, for the management of the alarms, and for an
ORACLE on-line relational database.
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Fig.1 The SPS and LEP Control System
Ethernet
EthernetEthernet
B - THE FRONT END LAYER
The Front End Computing Layer consists of Front End
process computers (FEs) based on PCs and VMEbus sys-
tems.
Their main function is to provide a uniform interface to the
equipment as seen from the workstations and act as data
concentrators for equipment interfaced via various eld-
buses. The task assignment between FEs is made on geo-
graphical or functional criteria.
The communication between the HCIs running in the SPS
and LEP control room and the FEs is achieved through
Remote Procedure Calls (RPC) or direct TCP/IP socket
connections.
Switching technology is used for the network communi-
cation system. Central switches are connected to remote
switches by means of 100 Mbit FDDI. Remote switches are
located in all accelerators surface and underground build-
ings where local Ethernet networks are distributed. The
data distribution is based on the TCP/IP protocol suite
and the network management is achieved with SNMP.
C - THE EQUIPMENT LAYER
The Equipment Control Layer consists of Equipment Con-
trol Assemblies (ECAs) connected to the FEs via various
equipment eldbuses (MIL-1553, GPIB, BITBUS, JBUS,
Probus) or via RS232/422 links. The accelerator equip-




The IEEE software engineering standards [7] and the Euro-
pean Space Agency (ESA) PPS-05 standards [8] were used
to address both technical and managerial project issues.
























Fig.2 The Re-engineering Strategy
As shown in Fig.2, the need for re-engineering and the
emergent requirements coming from other projects inter-
ested in the VMEbus and PowerPC technology were the
major inputs for the project User Requirements Phase [9].
Once the requirements were established, a market survey
helped us to evaluate the market momentum and the avail-
ability of this new technology. A very important prototyp-
ing phase [10] organized with industry and CERN users
was coordinated in order to dene the architectural model
of the future PowerPC systems and to optimize the intrin-
sic performance of this new platform. Once the model of
the solution was ready [11], we could embark on building
the target VMEbus systems and conguring the develop-
ment environment. At the same time, a complete status
report of the existing Xenix software was produced and a
re-engineering strategy was dened for each system (i.e.
re-compilation, upgrade, eradication).
The transfer in operation is planned in two phases : a
rst set of about 18 machines will be installed in Septem-
ber 1996. In December 1996, according to the experience
gained during the rst transfer in operation, the remain-
ing PC Xenix front-end computers will be replaced and
the LEP accelerator will be operated with the PowerPC
systems.
IV. CORE ARCHITECTURE OF THE
POWERPC VMEbus SYSTEMS
The core architecture of the operational VMEbus PowerPC
systems is composed of 7 layers which are described below
in Fig.3.
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Fig.3 Core Architecture of the PowerPC VMEbus systems
A - THE HARDWARE LAYER
The hardware layer of the VMEbus systems is based on the
PowerPC 603 and 604 microprocessors and specic VME-
bus hardware modules for communicating with external
entities of the SPS and LEP control system.
The PowerPC 604 engines running at 100 MHz or higher
are used for high performance demanding applications
(especially those requiring a fast VMEbus interrupt re-
sponse).
The VMEbus hardware modules allow the communication
with external eldbuses like GPIB, JBUS, MIL-1553, BIT-
BUS and the CERN SPS/LEP timing system.
A dedicated VMEbus \SAC" module, developed at CERN,
is used to control the boot sequence of the system and to
perform specic VMEbus diagnostics.
B - THE MONITOR LAYER
The monitor layer, which is based on the vendor specic
monitor rmware, is used for PCI inspection commands,
network booting strategies, VME/PCI block transfer com-
mands and Flash EPROM control commands.
C - THE OPERATING SYSTEM LAYER
The operating system layer is based on the LynxOS V
2.3.1 (or higher) kernel with NFS and TCP/IP software
for Ethernet.
D - THE BOARD SUPPORT LAYER
The board support layer oers specic on-board function-
alities like an extended VMEbus driver to handle static
and dynamic mapping between VMEbus and PCI address
spaces and the synchronization of user tasks with VME in-
terrupts. The VMEbus driver also provides hooks allowing
user dened drivers to install their own interrupt handlers.
A UserIO driver gives the user access to all addresses
mapped in kernel space and a block transfer driver sup-
ports the Block Mover Accelerator logic (BMA) integrated
into the PCI-VMEbus bridge of the PowerPC engine.
Some Monitor, Flash EPROM and NVRAM control com-
mands are also provided at this level.
CERN specic drivers and their associated libraries for the
SPS and LEP timing system (TG8), the MIL-1553 (NBC),
JBUS, Probus, GPIB and BITBUS have been added to
the standard conguration.
E - THE COMMUNICATION LAYER
The communication layer uses the CERN Remote Proce-
dure Call (RPC) package for network wide client/server
data exchanges between heterogeneous computer plat-
forms.
F - THE EQUIPMENT ACCESS LAYER
The equipment access layer based on CERN specic soft-
ware packages (SL-EQUIP and SL-ALARM) uses the ser-
vices of the communication layer to provide mechanisms
for network wide transparent equipment access and man-
agement of alarms.
G - THE APPLICATION SOFTWARE LAYER
The application software layer is composed of equipment
RPC servers migrated from the obsolete Xenix platform.
V. THE POWERPC VMEbus
DEVELOPMENT ENVIRONMENT
The PowerPC LynxOS development environment is based
on the LynxOS 2.3.1 (and higher) native development
chain.
This environment has been congured and optimized [10]
for oering the best performance for compiling and linking
PowerPC C code :
 PowerPC 604 microprocessor at 100MHz;
 64 MBytes memory with second level of cache;
 4 MBytes RAMdisk for the storage of the GNU com-
piler temporary les.
Concerning cross development facilities, the IBM AIX
cross development environment has been abandoned in fa-
vor of the future LynxOS PosixWorks development envi-
ronment running on the SUN Solaris platform.
VI. INTRINSIC PERFORMANCE
MEASUREMENTS
Concerning performance, three aspects were considered :
a) the gain of performance compared to the existing PC
based installation, b) the total VMEbus interrupt response
time of the PowerPC (and LynxOS) systems and c) the
performance of the development environment.
A - RUNTIME PERFORMANCE IMPROVEMENT
Formal tests run from the CERN Technical control room
(TCR) showed a performance improvement of the total
data acquisition chain (MIL-1553 eldbus access, network
RPC transaction and display on the Hewlett Packard work-
stations) of about 40% compared to the 80386 PC Xenix
platform. This improvement is directly linked to a better
integration of the eldbuses in the VMEbus system and to
the intrinsic performance of the PowerPC 603 micropro-
cessor.
B - VMEbus INTERRUPT RESPONSE TIME
A very important application dealing with the SPS and
LEP timing system [5] required a total VMEbus interrupt
response time shorter than 89 microseconds (management
of the interrupt request, calling and execution of the user
interrupt routine).
Various tests performed with dierent system congura-
tions showed that the best VMEbus interrupt response
time is obtained with a PowerPC 604 microprocessor run-
ning at 100MHz with 64 MBytes memory and a second
level of cache. With this conguration, the typical VME-
bus interrupt response time is about 7 microseconds (man-
agement of the interrupt request and triggering of the user
interrupt routine). The worst case observed is about 51
microseconds. These measurements showed that the Pow-
erPC system is an adequate platform for our most time
critical applications even under the worst case situations.
C - PERFORMANCE OF THE DEVELOPMENT EN-
VIRONMENT
Many congurations of native diskless LynxOS PowerPC
development machines were tested during the project pro-
totyping phase. Development systems based on the Pow-
erPC 603 microprocessor did not oer a satisfactory re-
sponse time for intensive compilation and linking opera-
tions. The usage of the 604 microprocessor with 64 Mbytes
memory and second level of cache combined with an ap-
propriate RAMdisk for the GNU compiler oers a high
performance and comfortable development environment.
For maintenance reasons, development machines with lo-
cal disk were not considered in the initial technical speci-
cation.
VII. CONCLUSIONS
The combination of PowerPC, LynxOS and VMEbus is
today a working technology which follows the evolution
of the microprocessor market and oers good performance
for our most demanding SPS and LEP accelerators appli-
cations.
The project prototyping phase was a key activity which
helped us to validate our technological model and opti-
mize various aspects of the system. Concerning real-time
performance, the PowerPC is a good solution that never-
theless requires special care to be taken when addressing
software architectural issues.
IEEE software engineering standards were useful to coordi-
nate our eorts, dene important milestones and establish
coherent working practices between CERN and industry.
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